<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>JEDEC on IT News</title>
    <link>https://it-news.uk/tags/jedec/</link>
    <description>Recent content in JEDEC on IT News</description>
    <generator>Hugo</generator>
    <language>en-us</language>
    <lastBuildDate>Tue, 23 Jun 2026 00:00:00 +0800</lastBuildDate>
    <atom:link href="https://it-news.uk/tags/jedec/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>JEDEC Approves SPHBM4: Next-Gen AI Memory with 300% Faster Per-Pin Speed, 80% Fewer Pins</title>
      <link>https://it-news.uk/posts/sp-hbm4-standard-jedec-2026/</link>
      <pubDate>Tue, 23 Jun 2026 00:00:00 +0800</pubDate>
      <guid>https://it-news.uk/posts/sp-hbm4-standard-jedec-2026/</guid>
      <description>&lt;p&gt;The relentless demand for AI compute has pushed high-bandwidth memory to its limits — not just in speed, but in the sheer complexity and cost of packaging it alongside processors. The international semiconductor standards body JEDEC has now answered with a significant architectural pivot: SPHBM4, a new standard that promises to untangle the packaging knot while preserving — and in some respects exceeding — the performance of today&amp;rsquo;s HBM4.&lt;/p&gt;</description>
    </item>
  </channel>
</rss>
